Pins serve as both the logical and physical interface between two levels in a hierarchical flow. Pin assignment is the placement of pins on the boundary of a chip or macro. Proper pin placement has a large influence on wire length. Experiments indicate a spread in wire length up to over 20%.
INTRODUCTION AND MOTIVATION
Pin assignment is the placement of pins on the boundary of a chip or macro. Although it is an important step during the floorplanning stage, the effect of pin assignment on placement quality has not been studied thoroughly. Most of the well-known EDA Physical Design or Floorplanning packages have some form of pin assign command, but little has been published about it.
Hierarchical flows are nowadays a common methodology to deal with large design sizes. The design is partitioned into smaller parts that become macros in top-down fashion. Design of these macros in turn occurs in bottom-up fashion. Pins serve as the interface between the inside of a macro and the outside of the macro at the top-level. On one hand, pin positions should be such that the smallest wire length in the macro is achieved, while on the other hand, physical toplevel synthesis should not suffer from badly placed pins. The first issue is addressed by formulating internal wire length as an objective. The second issue is addressed by using side assignment of pins.
The contributions of this paper are as follows. First, we run thousands of experiments on a well-known benchmark suite in order to find out in how far pin assignment influences placement quality. The spread between best and worst pin assignment is typically 8%, but can be as much as 20%. Secondly, we introduce a modification to the widely used quadratic placement formulation [7, 6, 2] . The modification enables the integration between pin assignment and largescale VLSI standard cell placement in a natural way. Finally, pin assignment experiments based on the new formulation indicate that integration does indeed typically improve pin assignment quality.
The proposed methodology is discussed in more detail in [8] .
QUADRATIC PLACEMENT FORMULA-TION WITH PIN ASSIGNMENT
Many modern vlsi placement techniques [2, 6, 7] , and also our state-of-the art placer [4] are based on the iterative solution and perturbation of a classical quadratic placement (QP) formulation [3] . In this formulation, multi-pin nets are modeled with a set of two-pin nets, usually a clique [2, 6] or a star-configuration [5, 6] . Each of the two-pin nets (i, j) has a cost, based on quadratic wire length, associated with it:
and K y (i,j) similarly. i and j are the indices of the cells, xi and yi represent the x-and y-positions of the cells or fixed pins, and wi,j the weight of the net. The sum over all nets can be written in matrix notation:
and K y tot similarly. The vectors x and y hold the x-and ycoordinates of the movable cells. The square n × n positivedefinite matrix C (with n the number of movable cells) and the vector fx hold the connectivity, and cx is a constant due to fixed pins. Two-pin nets between cells i and j with weight w "stamp" patterns in the matrix and vectors: w is added to C(i, i) and C(j, j), and −w to C(i, j) and C(j, i). A connection between movable cell i and a fixed pin at (x f , y f ) adds w to C(i, i), −2wx f to fx(i), and −2wy f to fy(i). The total cost is minimized [3] by solving the system
The above formulation needs a pin assignment to conceptually "span" the system. Without fixed pins, the system has a trivial solution at 0. The solution of Eq. 3 typically yields considerable overlap. To reduce overlap, small perturbations, usually based on (local) cell densities are made to f and/or C [2, 6] , and with the new values new -better spreaded-cell positions are calculated. This process continues until a stop criterion (usually based on the amount of overlap) is met. The remaining overlap is removed by detailed placement.
Unfixing the pins
Pin assignment can be viewed as one dimensional placement, while the placement problem as described above is two dimensional. Looking at Eq. 3, one can see that during cell placement, the problem is solved for each dimension separately. Fig. 1 illustrates how pin assignment is integrated with quadratic placement. First, the pins on the north and south side are unfixed during the calculation of the new x positions. Then, they are fixed again and the east and west pins are unfixed during the calculation of the new y positions. Fixing (unfixing) means that C, fx and fy are adjusted such that a pin appears to be a cell (pin).
Figure 1:
The two-step strategy of QP is exploited for pin assignment.
Essentially, the system that is to be solved becomes
Cx, Cy, x , y , f x and f y are slightly larger than their counterparts in Eq. 3 since they must also accomodate the now unfixed pins. For example,
T , where x holds the x-coordinates of the cells as before, and x uf holds the x-coordinates of the (for this dimension) unfixed pins. Typically, |x uf | << |x|. Cx and Cy can be calculated from C by adding/removing the few stamps involved in fixing/unfixing pins, and fx and fy can be precalculated. Since the dimension of the problem changes only little, runtime and memory overhead should be small.
Pin legalization
The combined pin assignment/placement algorithm may result in overlapping pins. In our approach, pins are legalized to a certain set of positions, derived from a pin pitch. Essentially, the pin order remains the same.
RESULTS
In our experiments, the well-known ISPD02 placement benchmarks [1] were used. They were processed as described in [8] , and summarized in Table 1 . For each of the benchmarks, 100 different random pin assignments were created, only the side assignment was kept. For each benchmark, also a pin assigned version was created with the flow of Fig. 2 . We could not fully integrate pin assignment with placement since we do not have access to the source code of a state-of-the-art QP-based placer.
Both the designs with random pin assignment and the pin assigned designs were subject to a normal placement flow [4] . Wire length results were obtained with the query measure wirelength command [4] . This command uses both bounding 
Random pin assignment statistics
The difference between the best found and worst found pin assignment for a design is called the spread of the design. The larger the spread, the greater the importance of good pin assignment. Fig. 3 shows the spread for the benchmarks after global placement. On average, the spread is 8%, but it can be as large as 20%. Given the fact that for all designs the same placer was used, the influence of pin assignment should be considered large. 4 shows two example wire length distributions. 100 designs is too few to draw definitive conclusions, but considering all distributions, it appears to be the case that very good and very bad pin assignments are rare. Most pin assignments have about average wire length.
Bottom-up pin assignment results
Fig . 5 shows the results for the pin assignment experiment. If a design has a score close to 0%, this means that the pin assigned wire length is close to the best found wire length (e.g. ibm02). Equivalently, if the score is close to 100%, the pin assigned wire length is close to the worst found wire length. Most results are (very) good with a few exceptions. Typically, pin assignment improves wire length. On average, the pin assigned result is at 38% of the spread, which is much closer to the best pin assignment than to the worst assignment. Since including pins in the QP formulas is cheap in terms of runtime, including pin assignment as described is attractive 1 .
Detailed placement results
The results presented so far are based on wire length after global placement. Detailed placement has totally different algorithms that act more locally than global placement. Its primary goal is removing overlap, but meanwhile both wire length and congestion are minimized as well. Potentially, the lower wire lengths could be achieved at the cost of congestion. Our experiments indicate that this is not the case. The wire length distributions are similar to the ones found after global placement. The spread is 9% on average (8% for global placement), and the pin assigned results are similar at 40% of the spread (38% for global placement).
DISCUSSION AND FUTURE WORK
The experiments show clearly that pin assignment deserves more attention than it currently receives. Given the wire length distributions, a more or less random pin assignment will most likely yield an average wire length, leaving significant room to improve.
Looking at the results, two interesting conclusions can be drawn. Perhaps surprising, there seems to be little correlation between pin count and spread. Also, spread does not appear to depend on circuit size. Apparently, pin assignment is equally important for designs of any size or pin count.
The pin assignment experiment does not consistently outperform the average, but on average it is better. Ideally, we would fully integrate pin assignment and placement, but had to resort to a two-step strategy. There seems to be little correlation between pin counts and the success of this approach. The approach was most successful on the smaller benchmarks. The placer needed more iterations than usualy on the larger benchmarks, and initial co-placement of pins and cells has less influence. Apparently, spreading was difficult for these designs. Thus, the spreading objective dominated the wire length objective. Then it makes sense that our wire length driven approach is less successful.
In the method, pins are legalized. As a consequence, many pins are moved relatively large distances. If initially the pins are more "spread out" over the macro's boundary, pin legalization has less influence. As shown in Fig. 6 , pins are clustered around the center of their respective side right before legalization. We visually inspected many of those pictures, and found little or no correlation between the effectivity of the approach and initial pin spreading.
Side Assignment
The proposed modification to the QP formulation depends on side assignments for all pins. In [8] , two methods for obtaining such a side assignment are outlined. The first is Figure 6 : Initially, the pins of ibm11 (left) and ibm18 (right) are equally spread over the chip boundary, but eventually pin assignment proves to be far more effective for the second than for the first benchmark.
based on Minimum Spanning Trees, the second on abuttability. Both methods take top-level wiring into account.
Further integration
The proposed modification enables full integration between placement and pin assignment. A possible flow is shown in Fig. 7 . Such a flow is implemented straightforwardly, but since placement is highly heuristic, much tuning will be necessary to obtain the best possible results. 
CONCLUSIONS
In this paper, it was shown that pin assignment has a major impact on wire length. A proposed modification to the well-known and widely used quadratic placement formulation enables full integration between pin assignment and global placement. This approach can be used to optimize wire length of macros. Top-level constraints are taken into account as side assignments.
Experiments indicate that it is indeed possible to improve the pin assignment. Further research implementing the ideas in this paper are necessary. More details are given in [8] .
